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Abstract— Ambipolar currents in Germanium p-type nanowire 
Schottky barrier MOSFETs were calculated fully quantum- 
mechanically by using the multi-band k·p method and the 
non-equilibrium Green’s function approach. We investigated the 
performance of devices with [100], [110], and [111] channel 
orientations, respectively, by varying the nanowire width, 
Schottky barrier height, and EOT. The [111] oriented devices 
showed the best performance. In comparison to Si as a channel 
material, Ge is more desirable because more current can be 
injected into the channel, resulting in steeper subthreshold slope 
and higher on-state current. Our calculations predict that the Ge 
channel devices should have an EOT gain of 0.2 ~ 0.5 nm over Si 
channel devices. 
 
Index Terms—Germanium, Schottky barriers, MOSFETs, 
p-type MOSFETs, Nanowire, Non-equilibrium Green’s function, 
Hole transport, k·p method 
 
I. INTRODUCTION 
ERMANIUM has recently regained attention as a channel 
material to replace silicon in metal-oxide semiconductor 
field-effect transistors (MOSFETs) [1]-[4]. Ge is particularly 
well suited for p-type devices, thanks to its high hole mobility 
which is about four times greater than that of silicon, as well as 
some processing related issues, such as dopant solubility and 
Fermi level pinning at the valence band. 
In this work, we explore the possibility of using Ge as a 
channel material in p-type MOSFETs with Schottky barrier 
(SB) contacts or SB-MOSFETs. Our motivation may be 
summarized as follows. Despite their advantages in reducing 
short channel effects (SCEs), SB-MOSFETs have the major 
drawback that on-state drain currents (ION) are limited by the 
SBs at the channel/silicide interfaces [5]-[12]. A solution to this 
problem is to use a channel material with low SB height (SBH) 
and low effective masses to enhance the tunneling current (Itunn) 
in the on-state. In this respect, Ge p-type SB-MOSFETs are  
quite promising because a low SBH for holes at Ge/metal 
interfaces is feasible (~ 0 eV or less) and the light hole effective 
mass (mlh) of bulk Ge is as low as 0.046 m0, where m0 is the free 
electron mass [13]-[15]. Devices with nanowire configuration 
are considered in this work to assess their ultimate performance 
limits. 
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II. SIMULATION APPROACH 
The structure of Ge p-type nanowire SB-MOSFETs is shown 
in Fig 1. To describe the hole transport in the Ge channel, we 
adopted the multi-band k·p method [16]. The k·p parameters for 
Ge have been adjusted, so that the nanowire subband structures 
of Ge calculated by the k·p method match those by the sp3s* 
tight-binding (TB) method [17].  
Simple parabolic effective mass (PEM) Hamiltonians were 
applied to the metallic source and drain [18-20]. It was also 
assumed that the virtual valence band top and the effective 
mass were 1.0 eV above the Fermi level and 0.5 m0 in the 
transport direction, respectively. These values have little effect 
on the results in this paper.  
Accurate calculation of Itunn is vital in any SB-MOSFET 
simulations, and in this work, this has been implemented by 
treating the full quantum transport of holes. That is, the hole 
density and current were calculated by self-consistently solving 
Poisson’s equation and the non-equilibrium Green’s function 
(NEGF) equation [6] with the 6-band k·p Hamiltonian with 
spin-orbit coupling. Ballistic transport was assumed. The 
coupled mode-space k·p method was employed for efficient 
calculation [16,21]. 
Note that electron current was also calculated in this work. 
Since the band gap of Ge in bulk is only 0.66 eV, one should 
check whether the off-current (IOFF) is limited by the ambipolar 
current. The electron transport in the n-branch was calculated 
by considering the eight equivalent Λ valleys of Ge and the 
generalized effective mass Hamiltonian with the full inverse 
mass tensor was used. 
III. RESULTS AND DISCUSSION 
In our simulations of the Ge p-type nanowire SB-MOSFETs 
shown in Fig. 1, the Ge channel with a square cross-section of 
width (W) is assumed to be intrinsic. The gates surround the 
channel, and the channel length (L) is scaled as L = 4W. The 
equivalent oxide thickness (EOT) is 1 nm, SBH is 0.2 eV, and 
the drain voltage (VDD) of -0.5 V is applied.  
In the following, we first characterize the device 
performance of Ge p-type nanowire SB-MOSFETs. Fig. 1 
shows the drain current (Id)-gate voltage (Vg) characteristics of 
the device of W = 10 nm for the three channel orientations. The 
currents are ambipolar. Despite the fact that the band gap of Ge 
is quite small, the electron current in the n-branch has little 
effect on the off-state hole current in the p-branch. The fact that 
the effective SBH for electron is considerably raised due to the 
size quantization effect in nanowires also significantly 
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The above results for Ge p-type SB-MOSFETs are 
qualitatively similar to those obtained when Si is used as the 
channel material [9]. Quantitatively, however, Ge outperforms 
Si in all aspects, as will be discussed. The lighter mlh of the 
former is considered the main factor in the significant 
difference. For instance, the mlh value of Ge and Si are 0.11 m0 
and 0.20 m0, respectively, for nanowire of W = 5 nm [17].  
The ION of Ge channel devices is about 15~30 % larger than 
that of Si devices. This translates into the EOT gain of 0.2 nm 
(see Fig. 3 (c)). That is, in achieving the same ION, the EOT of 
Ge channel devices can be larger by the amount of the EOT 
gain than that of the Si channel devices. Note that the same 
SBH of 0.2 eV was used in this work for both Ge and Si channel 
devices. Considering the fact that the SBH for holes of the 
former is expected to be lower than that of the latter, the 
difference in ION can be further increased. When it comes to SS, 
there is even larger EOT gain of 0.5 nm as seen in Fig. 3 (d). For 
instance, to achieve an SS of 85 mV/decade, the EOT of the Si 
devices should be as small as 0.6 nm, whereas the EOT of the 
Ge devices can be 1.1 nm. Considering the gate leakage 
reduction associated with a thicker gate oxide, such an amount 
of EOT gain is quite significant. 
IV. CONCLUSION 
The device performance of SB-MOSFETs largely depends 
on how well current can be injected into the channel. In this 
respect, mlh is the most important factor. Thanks to the small mlh 
of Ge in the [111] direction, Ge p-type nanowire SB-MOSFETs 
oriented in this direction show superior performance to the 
other two orientations considered. In comparison to Si as a 
channel material, Ge is more desirable. Our calculations predict 
that Ge channel devices should have an EOT gain of 0.2 ~ 0.5 
nm over Si channel devices. 
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